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Abstract—This paper presents a low-area low-power SC-
based Programmable-Gain Analog-to-Digital Converter (PG-
ADC) suitable for in-channel neural recording applications. The
PG-ADC uses a novel implementation of the binary search
algorithm that is complemented with adaptive biasing techniques
for power saving. It has been fabricated in a standard CMOS
130 nm technology and only occupies 0.0326 mm2. The PG-
ADC has been optimized to operate under two different sampling
modes, 27 kS/s and 90 kS/s. The former is tailored for raw data
conversion of neural activity, whereas the latter is used for the on-
the-fly feature extraction of neural spikes. Experimental results
show that, under a voltage supply of 1.2 V, the PG-ADC obtains
an ENOB of 7.56 bit (8-bit output) for both sampling modes,
regardless of the gain setting. The amplification gain can be
programmed from 0 to 18 dB. The power consumption of the
PG-ADC at 90 kS/s is 1.52 µW with a FoM of 89.49 fJ/conv,
whereas at 27 kS/s it consumes 515 nW and obtains a FoM of
98.31 fJ/conv.
Index terms—Biomedical, PGA, ADC, low-power, low-voltage,
binary search algorithm, successive approximation, SC circuits,
mismatch.
I. INTRODUCTION
During the last years there has been a growing interest in
the design of neural recording interfaces with wireless trans-
mission capabilities for the untethered measurement of brain
activity. These systems are expected to play a significant role
both in clinical procedures, e.g., providing new therapies for
patients with neurological diseases, and neuroscience applica-
tions such as brain-machine interfaces [1]–[10]. These neural
interfaces typically consists of a Multi-Electrode-Array (MEA)
for capturing the neural activity, followed by a bank of low-
noise amplifiers (LNAs), band-pass filters, and programmable
gain amplifiers (PGAs) for signal conditioning. Usually, a set
of data converters follows in order to digitize the acquired data.
Once in digital domain, neural signals are further processed
for bandwidth reduction, digital encoding and data transmis-
sion purposes [6], [8], [9], [11]–[16]. The trend today is to
embed all these electronics in a single System-on-Chip (SoC).
However, this poses significant design challenges in terms of
power consumption (the overall dissipation should not exceed
a few mWs to avoid damages in the brain tissue) and area
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Figure 1. Partitioning of multichannel neural recording interfaces: (a) by
time-multiplexing an ADC between M channels and, (b) by embedding an
ADC per channel and serially transferring the digital information to a digital
processor.
occupation (the pitch of neural recording MEAs is typically
200-400µm width).
One key issue in the implementation of neural recording
SoCs is the physical system partitioning. To simplify con-
nectivity and ease system integration, neural interfaces should
be aligned to the MEA reticule. This leads to the definition
of as many recording channels as microelectrodes in the
MEA. Many solutions move part of the front-end electronics,
typically the data converter, out of the channel to the periphery
of the recording area [1], [2], [17]. This is illustrated in
Fig. 1(a) in which an analogue-to-digital converter (ADC),
running M times faster than for a single channel, is shared
among M recording sites. This approach relaxes the in-channel
integration density, but exhibits important shortcomings. First,
stronger demands are placed on the driving capabilities of
the blocks preceding the ADC [PGAs in Fig. 1(a)], not only
because of the reduced sampling time [18], but also because
routing parasitics notably increase the load capacitance of
these blocks. It means that even assuming that the power
consumption of the multiplexed ADC scales linearly with the
sampling frequency for a given resolution, the overall system
dissipation increases. Second, as analog signals may eventually
cross the complete recording array, they are prone to become
contaminated by crosstalk and noise. And, finally, the solution
of Fig. 1(a) is not easily scalable: a new multiplexed channel
requires the redesign of the ADC and the adjustment of the
in-channel output stages, as the driving conditions change.
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Clearly, an architecture like the one shown in Fig. 1(b), in
which the complete front-end electronics, included a dedicated
ADC, is embedded in every recording channel, avoids the
above shortcomings. However, this approach calls for novel
design strategies to comply with the severe area constraints of
a full in-channel integration.
This paper aims to contribute to this topic and proposes a
block reuse approach to afford the extra hardware. Namely,
this paper presents a novel combination of PGA and ADC
[shaded area in Fig. 1(b)], which avoids the use of the large ca-
pacitive DACs typically found in the SAR ADC architectures
employed in neural recording interfaces [19]–[27]. Indeed,
the proposed block offers much lower input capacitance than
SAR structures, thus relaxing the driving requirements of
the preceding circuits. In the proposed combined structure,
the ADC reuses the Operational Transconductance Amplifier
(OTA) of the PGA and requires only two capacitors and a
simple switch arrangement to perform the conversion. This is
accomplished by successively adding or subtracting binary-
scaled versions of the converter voltage reference to the input
sample previously acquired during the PGA operation, and
keeping track of the sign of the newly generated voltages.
Since the voltage excursions shrink as the conversion pro-
gresses, the current demand of the OTA relaxes and, hence,
adaptive biasing techniques can be used for power saving. By
using this approach, an overall reduction of about 55% has
been obtained with respect to using a single bias setting.
A prototype of this proposal was designed and fabricated
using a standard 130nm CMOS technology within a neural
spike recording channel. The gain of the PGA section was ad-
justable between 0 and 18dB in eight discrete steps. The ADC
had 8-bit of resolution and two selectable sampling frequency
modes, 27 kS/s and 90 kS/s. The lower data rate is used for raw
data conversion of neural activity, whereas the higher one is
used for the on-the-fly feature extraction of neural spikes based
on Piece-Wise Linear (PWL) approximations. Full details of
the feature extraction approach are given in [28]. Experimental
results confirmed that the PG-ADC only consumes 1.52 µW
for the highest sampling mode, with a FoM of 89.49fJ/conv.
The paper is structured as follows. Section II describes the
proposed block, hereafter denoted as PG-ADC, and presents
a detailed analysis of the impact of non-idealities on circuit
performance from which design criteria for sizing are ex-
tracted. Section III presents the implementation of the different
building blocks of the PG-ADC with emphasis on the applied
adaptive biasing strategy. Section IV shows the experimental
results measured from the silicon prototype. Conclusions are
compiled in section V.
II. PROGRAMMABLE-GAIN ADC ARCHITECTURE
Fig. 2(a) shows the schematic of the proposed PG-ADC.
It comprises a fully-differential OTA, a comparator and some
digital circuitry for timing, control and output generation. The
circuit implements two basic operations: signal acquisition and
amplification, on the one hand, and data conversion, on the
other. As illustrated in the timing diagram of Fig. 2(b), both
operations are enabled from a single master clock signal with
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Figure 2. SC-based ADC implementation: (a) Schematic and (b) timing
diagram (shaded intervals indicate the charge transfers from the sampling
capacitor to the integration capacitor).
frequency fs and period Ts. The parameters and variables used
along this paper are summarized in Table I for easy reading.
During the acquisition and amplification operation, con-
trolled by the clock phases Φs1, Φs2 and Φs3, the differential
input signal Vin is sampled, amplified by the capacitance
ratio GA, and transferred to the integration capacitors C3 at
the feedback loop of the OTA. Simultaneously, the reference
voltage Vref = Vrefp − Vrefn of the ADC is stored in the
capacitors C1. The amplification gain GA can be adjusted
by implementing C4 as a programmable capacitor array. The
phase Φs1, which controls the load of the input signal in C4,
is active during most of the conversion, except for the initial
phase in which Φs2 becomes active, when the input charge is
transferred to C3. This long sampling phase aims to relax the
dynamic requirements of the preceding block (PGA in case of
the solution shown in Fig. 1(b)), in order to reduce their power
consumption. Prior to the transfer of the input charge, which
lasts for 3/2 master clock periods, the integration capacitor is
reset by a short pulse Φs3.
During the data conversion operation, controlled by the
clock phases Φ1 and Φ2, the differential signal stored in C3 is
converted to digital domain by a binary search algorithm. This
is implemented by successively adding or subtracting binary-
scaled versions of voltage Vref to the integration capacitors
until the differential voltage stored in C3 becomes lower than
Vref/2
n−2, where n is the output resolution of the converter.
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Table I
RELEVANT PARAMETERS OF THE SC-BASED PG-ADC OPERATION
Parameter Amplification operation Conversion operation
Input capacitance CAin = C4 C
C
in = C1 · C2/(C1 + C2)
Gain of the amplification stage GA = C4/C3 GC = C2/C3
Clock cycles involved in the integration mA = 3/2 mC = 1/2
Feedback factora β ≡ 1/b = C3/(C3 + Cin + Cp)
Equivalent output capacitance Ceq = Cp + Cin + kCL
Initial voltage jump gain ξ = (1 + CL/C3)Cin/Ceq
Gain-bandwidth product of the OTA GB = gm/Ceq
Slew-rate of the OTA SR = kIo/Ceq
Voltage limit of the OTA linear regime VL = Io/(ξgm)
aFor the sake of simplifying notation, parameters with common definitions for the amplification and conversion operations will not distinguished unless it is strictly needed in
the analysis of the PG-ADC. In such a case, a superindex A for the amplification and C for the conversion operation will be used.
Accordingly, the conversion operation takes n − 1/2 master
clock periods for completion (half period overlaps with the
charge transfer of a new sampled input signal as shown in Fig.
2(b)). Hence, the total duration employed for amplification and
data conversion is N = n+ 1 clock periods.
The scaled voltages Vref/2j , j = 1, ...n−1, are obtained by
charge distribution between the capacitors, C1 and C2. During
phase Φ1, capacitors C2 are discharged while capacitors C1
retain their voltages. At the following phase Φ2, capacitors
C1 and C2 in the same branch are serially connected. Hence,
by making capacitors C1 and C2 nominally identical, the
differential voltage across capacitors C2 is half the voltage
previously held in capacitors C1.
Voltage addition or subtraction is easily implemented by
means of the four cross-coupled switches controlled by the
signals Φ2p and Φ2n. These signals, aligned with the clock
phase Φ2, are generated according to the sign of the differential
voltage across capacitors C3 in the previous Φ1 phase. As
shown in Fig. 2, this sign is determined by a comparator,
latched in phase Φ1, which retains its output during a full
master clock cycle. If the result of the comparison is positive
(negative), a differential voltage GCVref/2j , j = 1, ...n − 1,
is subtracted (added) from (to) the voltage stored in capacitors
C3. Note that the amplification gain GC has to be one in order
to implement the binary search algorithm of the conversion
operation. Signals Φ2p and Φ2n are derived from the output
of the comparator by using the simple logic circuit shown
in the inset of Fig. 2(a). The logic outputs generated by
the comparator along the conversion stage, from the most
significant bit (MSB), dn−1, to the least significant bit (LSB),
d0, constitute the digital representation of the amplified dif-
ferential input signal, GAVin. This representation, denoted
as D = [dn−1, ..., d0], is sequentially stored in a successive
approximation register for output generation [not shown in the
schematic of Fig. 2(a)].
Circuit imperfections make the proposed PG-ADC to de-
viate from the ideal performance and induce noise, non-
linearity, and settling errors. The following subsections address
the analysis of these non-idealities in order to extract design
considerations for properly sizing the circuit.
A. Linearity performance
The residual differential output voltage of the integrator Vo,
appearing in the decision level for the LSB, takes ideally the
form,
Vo = G
AUAin +G
C
n−1∑
j=1
UCin,j (1)
where UAin = Vin and U
C
in,j = (−1)dn−jVref/2j . In the above
expression, the first term represents the integrated voltage at
the beginning of the conversion operation, and the second term
results from the application of the binary search algorithm.
Assuming quasi-static operation and that the comparator
in Fig. 2(a) presents a resolution better than half LSB, four
major mechanisms make Vo deviate from the ideal behavior
in 1, thus leading to non-linearity errors. They are: capacitor
mismatch, parasitics at the voltage division node [labeled Vd
in Fig. 2(a)], finite gain of the OTA, and charge injection
from the switches, including clock feedthrough effects. Other
mechanisms for non-linearity, such as the voltage dependence
of the capacitances or the on-resistance of the switches, are
assumed to be non-dominant. To this end, it is assumed that
the switches Sin connected to the input nodes are bootstrapped
so as to reduce the generation of harmonic components during
sampling [29]. The remaining switches, whose non-linear on-
resistances are less critical for distortion, are implemented with
charge-balanced CMOS transmission gates, seeking to reduce
charge injection errors.
Regarding the statistical deviations of the capacitor values,
let us assume capacitances Ci, i = 1, 2, 3, are affected
by mismatch deviations so that they can be expressed as
Ci = Cu(1+δi), where Cu represents the nominal capacitance
value and δi is a random variable with variance E[δ2i ] = σ
2
u. In
addition, let us assume that the converter remains monotonic
in spite of the perturbations induced by capacitor mismatch.
In this case, assuming that |δi|  1, it can be shown that
the integral non-linearity (INL) is bounded by (additional
information about this derivation is given in the Appendix),
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INLmis ≈
n−1∑
j=1
(
∆div · j
2
+ ∆int
)
UCin,j (2)
where ∆int = δ2 − δ3 and ∆div = δ1 − δ2. The INL reaches
a maximum for D = [1, ...1] given by,
INLmis,max(LSB) ≈ 1
2
[(2n − n− 1) ∆div + (2n − 2) ∆int]
≈ 2n−1(∆div + ∆int) (3)
with a variance σ2INL ≈ 22n−1 ·σ2u, where the approximations
hold for large n. Similarly, the differential non-linearity (DNL)
up to the decision level for the LSB can be found to exhibit
a maximum at the MSB transition given by,
DNLmis,max(LSB) ≈ 2∆int +
(
2n−1 − n− 1)∆div
≈ 2n−1∆div (4)
with a variance σ2DNL ≈ 22n−1 · σ2u for large n.
Regarding the impact of parasitics at the division node
Vd, we must distinguish between the parasitic during the
resetting phase Φ1, denoted as Cpr, and the parasitic during
the voltage division phase Φ2, denoted as Cpd. These parasitics
perturb the charge distribution between the set of capacitors
C1 and C2 in such a way that the scaling factor becomes
(C1 +Cpr)/(C1 +C2 +Cpd). Assuming minimal length con-
nections in the layout, parasitics Cpr and Cpd are dominated
by the top plate capacitances to ground of capacitors C1 and
C2 and the junction capacitances of the CMOS switches. It
can be observed that Cpd essentially doubles the value of
Cpr and, hence, systematic errors are avoided during voltage
division. Any potential deviation δp, defined by the expression
Cpd = 2Cpr(1 + δp), has a similar impact on linearity to
parameter δ1. Accordingly, it will be assumed that equations
3 and 4 hold with δ1 modified as δ1 − δp(Cpr/Cu).
For the evaluation of the impact on the linearity performance
of the finite gain of the OTA, A0, a similar procedure can
be followed. Again, assuming that the PG-ADC remains
monotonic, it can be found after some algebra that the INL
considering this error mechanism alone is given by,
INLµ ≈ G
C
1 + bCµ
·
n−1∑
j=1
[(1−GCµ)n−j−1 − (1 + kCµ)] · UCin,j
≈ 1
1 + bCµ
·
n−1∑
j=1
[−(n− j − 1 + bC)µ] · UCin,j (5)
where µ = 1/A0, and Cp is the parasitic capacitance at the
input of the OTA. The rest of variables are defined in Table
I. Like in the previous case, the INL is maximum for D =
[1, ...1] and the DNL is maximum at the MSB transition, from
where the following expressions can be derived,
INLµ,max(LSB) ≈ 2
n−1(n+ bC − 3)µ
1 + bCµ
(6)
DNLµ,max(LSB) ≈ 2
nµ
(1 + bCµ)
(7)
Let us finally consider the non-linearity induced by the
charge injection of the switches. As demonstrated in [30], the
non-linearity generated by the switches in the amplification
branches can be made negligible by employing clock phases
with delayed falling edges, namely, by making switches Sa
turn off slightly before switches Sin [see Fig. 2(a)]. Besides,
the fully differential operation guarantees that the four cross-
coupled switches controlled by the signals Φ2p and Φ2n and
the reset phase of C2 do not contribute to distortion. Assuming
that switches S1 and S2 are equally sized, the charge injected
by S1 into capacitors C1 at the end of the amplification
operation is approximately counterbalanced by the charge
removed from these capacitors when switches S2 turned on
at the beginning of the conversion operation. Hence, switches
S1 do not contribute distortion. For similar reasons, the charge
packets that are retrieved from or delivered to the capacitors
C1 when switches S2 turn on or off, respectively, balance
each other because voltage Vd holds for a full clock cycle
and, hence, they do not affect the linearity performance of the
PG-ADC. On the contrary, the charge Qs2,j , j = 1, ...n − 1,
collected at the integration capacitor C3 when switches S2
turn off are not canceled out and depend on the voltage at
node Vd, thus being a potential source of distortion. Indeed,
it can be easily demonstrated that the INL induced by that
uncompensated charge takes the form
INLinj =
n−1∑
j=1
(−1)dn−j Qs2,j
Cu
(8)
where, Qs2,j , can be approximated as Qs2,j = Cinj ·
Vref/2
j+1 and Cinj is a fitting capacitance that is obtained
from simulation. From the above expression and using a
similar procedure, the maximum INL and DNL induced by
charge injection effects can be calculated as
INLinj,max ≈ 2
n−2Cinj
Cu
(9)
DNLinj,max ≈ Cinj
Cu
(10)
The above analysis reveals that the linearity of the PG-ADC
relies on the capacitance Cu of capacitors Ci, i = 1, 2, 3, and
on the finite gain of the OTA. Hence, the different expressions
of INLmax and DNLmax obtained above for the conversion
process can be used to extract minimum values for both design
parameters. Assuming that the resolution of the comparator is
better than half LSB, the assumed monotonicity of the PG-
ADC can be guaranteed as long as |INLmax| < 1 LSB and
|DNLmax| < 2 LSB [31], which was checked by analytical
simulations. Additionally, fulfilling this condition validates
the monotonicity assumption taken at the beginning of the
analytical analysis.
According to these constraints and taking into account
(3-4) and (9-10), Fig. 3(a) plots the minimum Cu value
imposed by mismatch and charge injection effects. In this
plot, capacitors Ci are implemented as MiM structures with
a capacitance per unit area of 2.5 fF/µm2 and a variance of
σ2u = 2.5·10−5/ACu , where ACu is the capacitor surface (both
data extracted from a 130nm CMOS process). The mismatch
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Figure 3. Minimum values of (a) the unit capacitance and (b) the finite gain
of the OTA to guarantee the monotonicity of the PG-ADC in terms of the
required resolution.
of the parasitics at the division node Vd is as large as 25%
of the total parasitic capacitance (δp = 1/4). The contribution
to Cpr due to the junction capacitances takes a worst-case
peak value of 0.7 fF and those contributions originated by the
top plate capacitances and the routing parasitics are extracted
from layout. Finally, Cinj amounts 1.15 fF, maximum value
obtained from simulations. Fig. 3(a) shows that, for resolutions
below 8-bits, charge injection effects dominates over capacitor
mismatch. For higher resolutions, the Cu values is bounded
by mismatch considerations.
Fig. 3(b) shows the minimum OTA finite gain value that
satisfies the linearity conditions for different resolutions. The
unit capacitance Cu included in the term bC of (6) is obtained
from the analysis of Fig. 3(a), while the parasitic capacitance
Cp is calculated from simulations. As expected, the OTA gain
requirement increases with the target resolution.
B. Settling behavior
In (1) it has been assumed that no charge transfer errors
occur. In practice, dynamic limitations induce settling devia-
tions in the transfer characteristic of the PG-ADC, which can
be modeled by including correction factors in the integrator
gain during the amplification and conversion operations, so
that G = Gideal · (1− εset) [32].
-Io
+Io
gmVa gout CL
Vo
Cp
Va
C3
Cin
X
Vin
X
Figure 4. Equivalent circuit model of the PG-ADC during signal integration
valid for both the amplification and conversion operations.
In order to estimate εset, let us assume that the settling
behavior of the PG-ADC is dominated by the integration
phase (clock phase Φs2 during the amplification cycle or
clock phase Φ2 during the conversion cycle). Accordingly, the
simplified equivalent circuit model in Fig. 4, valid both for the
amplification and conversion operations, will be considered for
analysis. Further, let us assume that the OTA has a single-pole
dynamics with a maximum output current Io, gain-bandwidth
product GB and slew-rate during integration SR (see Table I
for definitions). In this case, discarding the situation in which
the integrator transient response is fully determined by the
slew-rate of the amplifier, the value of εset at the end of the
integration phase can be approximated as :
εset = g(Uin) · b · ξ · exp [−m ·GB · Ts] (11)
where m is defined in Table I, ξ is related to the initial voltage
jump at the input node of the amplifier at the beginning of the
integration phase, Va,ini = −ξ ·Uin; and g(Uin) is a nonlinear
function of the input signal Uin given by,
g(Uin) =
{
1 , |Uin| ≤ VL
VL
|Uin| exp
[
−1 + |Uin|
VL
]
, |Uin| > VL (12)
where VL is defined in Table I. This expression shows that for
|Uin| ≤ VL (linear regime), the gain of the integrator does not
depend on Uin and εset can be interpreted as an extra noise
source at the integrator output. Otherwise, when |Uin| is larger
than VL (partial-slew regime), there exists a dependency of the
gain of the integrator on its input, which leads to non-linear
gain and, hence, distortion.
In order not to degrade the converter accuracy, the settling
error εset must be kept lower than 2−n at every clock period.
This constraint can be used to estimate the speed requirements
of the amplifier in terms of the model capacitances and,
eventually, the peak input voltage amplitude|Uin,pk| that can
be handled by the PG-ADC. During the amplification cycle,
the peak amplitude should not exceed the full scale range of
the converter, [−Vref , Vref ] and, hence, |UAin,pk| = Vref/GA.
During the conversion cycle, UCin takes on binary-scaled volt-
ages Vref/2j , j = 1, ...n− 1.
Fig. 5 plots the minimum gain-bandwidth product of the
OTA versus resolution, assuming that the PG-ADC operates
in the amplification phase with a gain GA = 1 and a maximum
input voltage |UAin,pk| = Vref . For each target resolution,
the value unit capacitance Cu has been obtained from the
analysis of Fig. 3(a). A master clock frequency of 800 kHz is
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assumed. The gain-bandwidth product (GB) has been plotted
for different values of the inversion coefficient IC, which is
defined by the expression [33]
gm
Io
=
1
n · Vth ·
2
1 +
√
1 + 4 · IC (13)
where n is the slope factor of the MOS transistor and Vth is the
thermal voltage. As expected, the required GB increases with
the resolution and it is higher for amplifiers operating in weak
inversion (IC < 0.1). This is because as IC decreases the
voltage limit VL for linear regime turns smaller, the nonlinear
term g(Uin) increases and GB must be made larger to keep
εset low enough for the target resolution.
C. Noise analysis
Assuming the different noises sources during the ampli-
fication and conversion operations are not correlated, the
equivalent input-referred power noise of the PG-ADC can be
calculated by means of the following expression:
Pin,eq = P
A
in,eq +
(
CCin
CAin
)2
PCin,eq (14)
where both CCin and C
A
in are defined in Table I and correspond
to the input capacitance CXin shown in Fig. 4. P
A
in,eq is the
input-referred power noise during the amplification operation
and PCin,eq is the total noise power referred to the input of the
conversion branch. The main contributions to PAin,eq are the
thermal noise generated by the switches, given by PAin,Ron ≈
4kT/C4, where k is the Boltzmann constant (the factor 4 is
due to the two sampling switches and the fully differential
operation); and the noise from the OTA, whose input-referred
power is approximately given by PAin,ota ≈ Sthota · GBA/2,
where Sthota = 8kT (1 + ηt,ota)/(3gm) is the spectral noise
density of the OTA 1 [34]. Hence, the value of PAin,eq can be
approximated as:
PAin,eq ≈ 4kT
(
1
C4
+
1 + ηt,ota
3CAeq
)
(15)
1The 1/f noise can be neglected as the minimum GBX is at least two
order of magnitude higher than the 1/f corner frequency fcr,1/f
where ηt,ota denotes the noise excess factor of the OTA. Simi-
larly, the noise power integrated at the reference capacitors C1
at the beginning of the conversion operation can be calculated
as:
PC1 ≈
2kT
C1
·
(
1 +
2(1 + ηt,ref )
3
)
(16)
where it has been considered that the reference voltage Vref
is affected by the output noise power Pref = 8kT (1 +
ηt,ref )/(3C1) of a driving buffer with a bandwidth similar
to that of the OTA in Fig. 2. Parameter ηt,ref represents the
noise excess factor of the corresponding amplifier.
In order to calculate the total input-referred noise of the
conversion operation PCin,eq , it must be taken into account
that the different noise contributions scale along the successive
conversion steps. Further, taking into account that the contri-
butions due to PC1are correlated, it can be found that,
PCin,eq =
[
n−1∑
i=1
(
1
22(i−1)
)]
(PCin,Ron + P
C
in,ota) +
[
n−1∑
i=1
(
1
2i
)]2
PC1
≈ 4
3
(PCin,Ron + P
C
in,ota) + PC1 (17)
where PCin,ota ≈ Sthota · GBC/2 is the input-referred noise
power of the OTA and PCin,Ron ≈ 2 · (9/4) · kT/C2 is the
thermal noise generated by the switches during the conversion
operation. Replacing (15-17) into (14), the equivalent input-
referred power noise of the PG-ADC can be approximated as:
Pin,eq = 4
kT
C4
(
1 +
7 + ηt,ref
12 ·GA
)
+
+
4
3
kT (1 + ηt,ota)
[
1
CAeq
+
(
1
GA
)2
1
3 · CCeq
]
(18)
which is dominated by the noise power generated during the
amplification operation, particularly for low gain values. This
is illustrated in Fig. 6 which shows the minimum Cu value
required to keep the input-referred noise of the PG-ADC
below the quantization noise of the converter in terms of the
desired resolution for a reference voltage Vref = 0.6V. As
can be seen, regardless of the target resolution, the largest Cu
capacitance is imposed by the amplification gain GA = 1. It is
also worth mentioning that for the parameters used in relation
to Fig. 3(a) and Fig. 6, mismatch effects impose stronger
demands than noise on the sizing of the unitary capacitance.
III. ADAPTIVELY BIASED ACTIVE BLOCKS
The settling analysis of Sec. II-B reveals that the current
demand of the OTA varies depending on the amplification gain
and the peak input voltage amplitude |Uin,pk|. This is illus-
trated in Fig. 7 which shows the minimum Io required for an
8-bit resolution PG-ADC in terms of the unitary capacitance,
assuming a sampling frequency of 800 kHz, as required for
the 90kS/s case, and different gain settings, GA = 1, 2, . . . , 8.
The curves have been obtained for maximum input voltages
|UAin,pk| and an inversion coefficient IC = 0.01, thus, as-
suming that the input devices of the OTA operate in weak
inversion. As expected, the current demand increases with GA
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because of the higher equivalent load capacitance. Fig. 7 also
shows the minimum Io requirements during the conversion
operation. It is observed that the current demand decreases
as the conversion progresses. This is because the peak input
voltage value |UCin,pk| decreases along the conversion, the term
g(Uin) gets lower and the current Io can be made smaller for
the same settling error εset. It is also worth noting that as
long as GA ≥ 1, as requested in the intended application,
V AL < V
C
L and b
A · ξA ≥ bC · ξC (see Table I) and, hence,
the current demand is always higher during the amplification
operation than during conversion. This justifies the chosen
clock phasing of Fig. 2(b), where the amplification phase
consumes three clock semi-periods.
Fig. 7 sets the basis for an adaptive biasing strategy in which
the power consumption of the OTA is adjusted depending on
the gain setting and the conversion step. However, doing so for
every curve in Fig. 7 would complicate the biasing circuitry of
the OTA. It follows that there exists a trade-off between circuit
complexity and power consumption. In practice, a few current
settings suffice to achieve a substantial power reduction.
In our design, which uses a nominal unit capacitance of
100 fF, only three settings are used as shown with horizontal
lines in Fig. 7. For the amplification operation, a biasing
current 4·Iref is used regardless of the gain setting. This value
provides a safety margin to compensate the PVT variations and
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Figure 8. Folded cascode operational amplifier with adaptive biasing: (a)
schematic, (b) adaptive biasing, (c) reference voltages generation, (d) CMFB
circuit
other non-idealities, such as the matching errors of the bias
transistors that could deviate the real settling behavior from
the analytical study. A current 2 · Iref is used for the two
firsts steps of the conversion process, whereas Iref is used for
the remaining steps. Taking into account the durations of the
different stages, an overall reduction of about 55% is obtained
as compared to using a single bias setting.
The Iref value has to be selected based on the target
conversion speed of the PG-ADC with enough margin so as
to comply with PVT variations. Two output rates of 27 and
90 kS/s are herein considered and, accordingly, Iref amounts
to 22 and 70 nA, respectively.
Fig. 8(a) shows the schematic of the adaptively biased
OTA used in the proposed implementation of the PG-ADC.
It is a standard folded-cascode structure with input transistors
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Table II
DIMENSIONS OF THE OTA TRANSISTORS
Mn1, Mn2 40/1µm
Mnbi, Mnb, Mnb1, Mnb2 1/10µm Mpb 1/5µm
Mnbi1, Mnbi2, Mnb3 2/10µm Mpb1, Mpb2 2/5µm
Mnbi3 4/10µm Mpb3 4/5µm
Mn3, Mn4, Mn5 1/1µm Mp1, Mp2, Mp3 2/1µm
Vout+ Vout-
Vbin Mn1
Mn2 Mn3
s
ss
Mn5
Mp1
Mn4
Mp2
VbinVbin
Vcomp
Mn6 Mn7
Mp3Mp4
RS latch
Figure 9. Current controlled dynamic latch comparator
operating in weak inversion. This topology allows to obtain
the 60 dB DC-gain needed for the intented 8-bit ENOB (see
Fig. 3(b)) and, at the same time, provides a high output
voltage swing. The implemented adaptive biasing scheme uses
digitally-controlled current sources, represented by transistors
inside square boxes in Fig. 8(a). The schematic of one of these
current sources, together with the digital block for controlling
the supplied current, are shown in Fig. 8(b). Reference volt-
ages for the biasing and cascode transistors are generated by
means of the circuit shown in Fig. 8(c). Fig. 8(d) shows the
SC-based Common-Mode Feedback (CMFB) circuit used to
adjust the bias voltage of the output pMOS transistors Mpb.
The dimensions of the transistors are summarized in Table II.
The schematic of the comparator is shown in Fig. 9. It is a
current-controlled dynamic latch scheme which feeds an RS
latch to store the result of the comparison. The gate voltage
Vbin of transistors Mn1, Mn6 and Mn7 is provided by the
circuit of Fig. 8(b) and, hence, the current consumption of the
comparator also depends on the selected sampling frequency.
At 90 kS/s, the circuit consumes about 220 nW. Montecarlo
analysis under PVT (process, voltage and temperature) varia-
tions show that the offset of the comparator is below 1 mV,
four times lower than the LSB.
IV. EXPERIMENTAL RESULTS
The complete PG-ADC, embedded in a 400µm× 400µm
neural recording channel, has been fabricated in a 130 nm
standard CMOS technology (6M2P). Fig. 10 shows a mi-
crophotograph of the neural channel, together with the layout
of the PG-ADC which occupies 0.0326 mm2,i.e., about a 20%
of the recording channel. The nominal voltage supply of the
circuit is 1.2 V.
The PG-ADC offers a programmable amplification range
of 0-18dB by digitally scaling the input capacitance C4 from
Cu to 8 · Cu, where Cu is the nominal capacitance value of
capacitors Ci, i = 1, 2, 3. Fig. 11 shows the transient response
 
Figure 10. Layout of the SC-based ADC embedded in the microphotography
of the neural channel
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Figure 11. Temporal response of the PGA-ADC for different gain configu-
rations
of the circuit for a 150 mVpp, 1.4 kHz tone applied to the input
of the PG-ADC under all possible gain configurations. As Fig.
12 demonstrates, the ENOB keeps constant under the different
gain modes.
Fig. 13 shows the spectrum of the PG-ADC for the two
targeted output rates of 27 and 90 kS/s. In both cases, input
tones at low frequency (labelled with crosses) and close to
the Nyquist frequency (labelled with dots) were applied. It
is observed that the Signal-to-Noise and Distortion Ratio
(SNDR) is above 47.0 dB and, accordingly, the Equivalent
Number of Bits (ENOB) of the PG-ADC is above 7.5 bit
for both sampling rates within their respective Nyquist bands.
More specifically, within the bandwidth of neural activity from
0.01 Hz to about 5 kHz, it is observed that the ENOB is higher
than 7.56 bit for a sampling rate of 90 kS/s and higher than
7.60 bit for a sampling rate of 27 kS/s. These results essentially
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hold for the other available amplification gain settings for
which even a slight improvement on SNDR is observed. Fig.
13 also shows that the Spuriuos-Free Dynamic Range (SFDR)
of the PG-ADC is above 62.5 dB for all the sampling rate
configurations.
Linearity was checked with static measurements depicted
in Fig. 14, which confirm the predictions from the analysis
performed in Section II-A. As expected, the DNL plot exhibits
larger peaks in the transition of the MSB (code 128) and the
second MSB (codes 64 and 192). The INL is bounded between
±0.5 LSB, while the DNL varies from a minimum of -0.25
LSB to a maximum of 0.48 LSB.
Fig. 15 shows the ENOB versus input frequency for differ-
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Figure 14. INL and DNL measurements of the PG-ADC
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Figure 15. ENOB of the PG-ADC versus input frequency for different voltage
supplies.
ent supply voltages ranging from 1 V to 1.4 V. Measurements
were done for different tones up to the Nyquist frequency using
an output rate of 90 kS/s. Similar results were also obtained at
27 kS/s. Observe that the resolution keeps essentially unaltered
regardless of the input frequency and the voltage supply
deviation.
The functionality of the PG-ADC has been verified with
pre-recorded neural activity from the primary motor cortex
of a macaque monkey. Recordings were performed using
the Cerebus adquisition system by Blackrock Microsystems
[35]. Waveforms were loaded onto an arbitrary waveform
generator to reproduce the original signal as shown in Fig.
16(a). The synthesized signal was then directly applied to the
integrated LNA, which form, together with the presented PG-
ADC, the front-end of the recording channel shown in Fig.
10. The full front-end offers a nominal gain of 47-65 dB
and an input referred noise of 3µVrms. The driving voltage
of the PG-ADC can be externally monitorized by means of
a differential low input capacitance buffer included on-chip
for testing purposes. Fig. 16(b) shows an oscilloscope capture
of this driving voltage when a spike is taking place. It is
worth observing the capacitive load imposed by the PG-ADC
(set to the maximum gain GA = 8 in this experiment) and
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Table III
PG-ADC PERFORMANCE
Process Standard CMOS 130nm
Area 0.0326 mm2
Voltage Supply 1.2-V
Input Gain 1-8 (steps of 1)
Input Range 1.2-V differential
INL -0.4 - 0.5 LSB
DNL -0.25 - 0.48 LSB
Sampling frequency 90 kS/s 27 kS/s
SNDR 47.27 dB 47.51 dB
SFDR 62.50 dB 62.53 dB
ENOB 7.56-bits 7.60-bits
Power Consumption 1.52 µW 515 nW
- Comparator 220 nW 85 nW
- OTA + CMFB 605 nW 205 nW
- Biasing 350 nW 110 nW
- Digital 345 nW 115 nW
FoM 89.49 fJ/conv 98.31 fJ/conv
the buffers (nominally 100 fF differential) have a negligible
impact on the response of the LNA which closely follows, after
amplification, the synthesized signal. This can be explained, on
the one hand, by the low input capacitance of the PG-ADC
(800 fF maximum) and the long sampling period employed
in the proposed PG-ADC which lasts the complete conversion
operation [see Fig. 2(b)]. The bottom traces of Fig. 16(c) show
the codes (marked with crosses) generated by the PG-ADC at
the two output rates of 27 and 90 kS/s, within a time window
of 1.25 ms corresponding to the spike captured in Fig. 16(b).
Table III summarizes the PG-ADC performance for the two
targeted throughput rates. The average power consumption of
the circuit is 1.52µW and 515nW for the 90kS/s and 27kS/s
modes, respectively. The employed Figure of Merit (FoM) is
the commonly used for medium-resolution ADCs [36],
FoM =
Power
2ENOB · fS (19)
however, it should be emphasized that our proposal includes
PGA functionality, which is not embedded in all ADCs.
Table IV compares this work with other neural sensor inter-
faces in the literature. Most of these works are multichannel
systems, which share the ADC among different channels. In
these cases, both sampling frequency and power consumption
have been downscaled by the number of the ADC inputs.
It is remarkable that the reported work, which embeds both
PGA and ADC functionalities, exhibits the best FoM and
lowest area occupation. Moreover, the power consumed by the
proposed system is independent from the selected gain mode,
while in other works, like [10], the difference between the
different modes is huge.
V. CONCLUSIONS
A low-power ADC with embedded PGA functionalities,
suitable for in-channel neural recording interfaces, has been
fabricated in a 0.13µm standard CMOS technology. It is based
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Figure 16. (a) Neural signal at the input of the LNA, (b) Oscilloscope’s
capture of the LNA output, (c) Output of the PG-ADC at different sampling
frequencies
on a binary search algorithm and combines SC techniques and
adpative biasing strategies for power saving. The system can
be configured at two sampling frequency modes, 27kS/s and
90kS/s. The power dissipation of the PG-ADC from a 1.2 V
voltage suply is 515nW and 1.52µW, respectively. The ENOB
is above 7.56-bits within the bandwidth of neural activity, from
0.01 Hz to about 5 kHz, regardless of the gain setting and the
sampling rate. Due to the low area occupation and low power
dissipation performance, this solution is very suitable for area
restricted systems, such as multiarray neural recording systems
with shrink pitch sizes. Further, the PG-ADC structure can be
easily reconfigured for different digital output lengths and/or
sampling rates upon an adequate timing control.
APPENDIX
This appendix section clarifies the derivation of the expres-
sions for the INL errors showed in the text. Let us focus on
the INL expression of (2). Neglecting the error induced by the
mismatch during the sampling period, which can be considered
as a gain error, we can write the output voltage at the end of
the conversion from (1) as follows,
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Table IV
STATE-OF-THE-ART COMPARISON
[1] [2] [3] [5] [10] [18] This work
Supply Voltage (V) 0.9 0.5 1 .8 2 1 1 1.2
CMOS Process (µm ) 0.25 0.13 0.18 0.5 0.25 0.35 0.13
Area (mm2) 0.1426** 0.086** 0.02** 0.5** 0.065 0.5 0.0326
Sampling rate per channel (kS/s) 20.2* 30* 31.3* 2* 31.25 1 90 27
ENOB (bits) @ Nyquist Input 7 7.32 7.65 10.6 7.2 10.2 7.56 7.60
Power Consumption (µW) 1.148 0.63 3.08 2.71 0.14 - 2.87 0.38 1.52 0.515
- ADC (per channel) 0.66* 0.2* 0.483* 2.2* 0.087 0.23
- PGA (per channel) 0.488 0.43 2.6 0.512 0.05 - 2 0.15
FoM (fJ/conv) 444.68 131.43 491.18 873.66 30.5 - 624.6 323.06 85.85 94.96
*: The ADC is shared by many channels. Both the power consumption and the sampling rate are divided by the number of channels.
**: The reported area doesn’t include the PGA.
Vo =
n−1∑
j=1
(
C1
C1 + C2
)j
· C2
C3
· (−1)dn−j · Vref (20)
Considering the effect of mismatch deviations in the unit ca-
pacitances defined in the text, we can re-write this expression
as
V miso = Vref ·
(
1 + δ2
1 + δ3
)
·
n−1∑
j=1
(
1 + δ1
2 + δ1 + δ2
)j
(−1)dn−j (21)
In this case, assuming that |δi|  1, we can approximate
the former expression by the following:
V miso ≈
n−1∑
j=1
UCin,j ·
(
1 +
∆div · j
2
+ ∆int
)
(22)
where ∆div and ∆int take the values defined in the text.
The integral non-linearity (INL) of the conversion up to the
decision level for the LSB can be calculated the by subtracting
(22) to (20), which leads to the expression (2).
The same procedure can be employed to derive the expres-
sions (5) and (8), but taking into account the effect of the
finite gain and the charge injection, respectively, in the output
voltage at the end of the conversion as is done in [34].
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